Reclocking for High Level Synthesis - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
نویسندگان
چکیده
In this paper we describe, a powerful post-synthesis approach called reclocking, for performance improvement by minimizing the total execution time. By back annotating the wire delays of designs created by a high level synthesis system, and then finding an optimal clockwidth, we resynthesize the controller to improve performance without altering the datapath. Reclocking is versatile and can be applied not only for wire delay consideration, but also for bit-width migration, library migration and for feature size migration supporting the philosophy of design reuse. Experimental results show that with reclocking, the performance of the input designs can be improved by as much as 34%.
منابع مشابه
Test Pattern Embedding in Sequential Circuits through Cellular Automata - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
The embedding of test patterns into a sequential circuit is the main topic of this paper. Deterministic test patterns for the sequential circuit under test are chosen to be embedded into hybrid cellular automata (CA). Test identification and C.A synthesis are performed in parallel thus overcoming results achieved by embedding pre-computed vectors. The theory of sequential test generation under ...
متن کاملAn Integrated Hardware-Software Cosimulation Environment for Heterogeneous Systems Prototyping - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper, we present a hardware-software cosimulation environment for heterogeneous systems. To be an efficient system verification environment for the rapid prototyping of heterogeneous systems, the environment provides interface transparency, simulation acceleration, smooth transition to cosynthesis, and integrated user interface and internal representation. As an experimental example, a...
متن کاملEMPAR: An Interactive Synthesis Environment for Hardware Emulations - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper, we present EMPAR, an interactive synthesis environment for hardware emulations. EMPAR provides an open-ended design environment for the development of hardware emulators, which is capable of supporting: (1) a variety of EM architectures (2) a variety of EM synthesis algorithms, (3) interactive control by the user, and (4) design quality analysis. An X-window based graphical user ...
متن کاملAn efficient method MEGCR for solving systems with multiple right-hand sides in 3-D parasitic inductance extract - Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific
With the development of the VLSI circuits, the feature size has been decreased to the deep sub-micron level, and the working frequency has reached to 3GHz. In order to assure the correctness of the IC design with high performance, the parasitic interconnect inductance and resistance should he calculated quickly and accurately. In this paper, the multipole method with modified non-uniform cube p...
متن کاملFormal Verification of the Island Tunnel Controller Using Multiway Decision Graphs
node with a fresh abstract variable. However, the reachable state spaceis unnecessarily enlarged since states that are not within processor-like loops arealso generalized. As a trade-o , we propose a heuristic solution to this problem:After a certain number of state transitions (speci ed by the user), if the MDGsize of the frontier-set keeps increasing, the value of each state v...
متن کامل